**SDCARD INTERFACE USING FPGA FOR MULTIMEDIA APPLICATIONS**

\*Dr.Srigitha S Nath1, \*Dr. S Navaneethan2, Sakthekanna M S3,Udaya Krishnan M4,Yogavignes B M5

1,2,3,4,5Department of Electronics and Communication Engineering, Saveetha Engineering College,Chennai

1\*hod.ece.sec@saveetha.ac.in

2\*navaneethans@saveetha.ac.in

3sivisakthi@gmail.com

4udayakrishnan.ece.sec@gmail.com

5yogavignesbm@gma

il.com

***Abstract—*** **Field Programmable Gate Array (FPGA) is a chip-based application that can process audio, video, and picture data. Likewise, the RAM requirements of programmes increase proportionally with the amount of data they must analyze. For FPGA systems, onboard memory may be used; however, it cannot be readily expanded by putting in extra cards. Since microcontrollers can read and write Secure Digital (SD) cards, they are more useful. The primary goal is to develop a low-cost, non-volatile, flash-memory, detachable, portable, and user-friendly storage solution for FPGA that can store vast quantities of data. Hardware is constructed using FPGA and Verilog HDL. Verilog enables complete access to the SD card's contents, eliminating the need for a microcontroller or general-purpose CPU on-chip. In this instance, Spartan 6 Field Programmable Gate Arrays (XC6SLX9-3csg324) are utilised. The internal oscillator of the FPGA operates at 100MHz and is driven by a 5V supply. For this, we are use a Strontium 4GB micro SDHC (class 6) card. The SD card stores files in the FAT32 format. This project's objective is to extract a BMP image file from an SD card. Prior to usage, the SD card must be formatted as FAT32. FAT32 encoding is required for the SD card to work correctly.**

***Keywords—FPGA, Verilog HDL, SD card, 4-bit SD mode, SPI protocol.***

**I. INTRODUCTION**

SD cards, an abbreviation for "secure digital," are nonvolatile memory cards used solely by specific businesses. A semiconductor-based memory card of the newest generation is a portable or stationary electronic device designed only for data storage. SD cards have various advantages, including their mobility, high storage capacity, high transfer rates, low cost, low power consumption, high degree of adaptation, and high level of security. SD cards are a typical portable storage option in digital systems such as microprocessors, microcontrollers, Digital Signal Processor (DSP) or Field Programmable Gate Array (FPGA) chips, digital cameras, computers, mobile phones, and embedded systems [1].

The public's requirements compelled the founding of the SD Card Association (SDA). The objective of the SD Association is to expand and enhance the SD card standard, which comprises the card format, transfer rate, electrical interface, and communication protocol. For connecting with SD cards, the 1-bit SD mode, 4-bit SD mode, and Serial Peripheral Interface (SPI) mode are all supported [1]. SD cards employ flash memory chips from the most recent generation of semiconductor storage technologies. A SD card can store a large amount of data, transport files swiftly, be utilized in a range of mobile devices, and offer superior security [2].

**II. LITERATURE REVIEW**

According to DumitrelCatalinCostachet al., an FPGA controller reads and writes to an SD card using the SPI protocol (2020). SPI transfer mode is necessary for growth of basic storage systems. If you wish to utilise more SD cards, you must ensure that they all use the same clock, data, and chip select signals. This kind of memory access demands the use of several individual cards, yet it enables the storage of vast amounts of data.

GulMunirUjjan et al. (2019) introduced a fundamental hardware architecture based on FPGA and an integrated NIOS-II processor for processing SD cards in 4-bit SD mode. Using the Eclipse platform, software for the NIOS II processor is created. FAT-32 read and write instructions for a single block have been written and tested. These instructions can be executed in 1-bit SD mode. The read performance of SD cards with four bits is approximately 67% greater than that of SD cards with one bit. SD 4-bit mode is thus 80% faster than SD 1-bit mode during write operations. Improving overall performance may be a high concern, thus it is essential to provide a mechanism that does multi-block writes and reads and calculates 16-bit CRC write instructions quickly. This inevitably necessitates more expensive hardware resources. The proposed firmware would be beneficial for recording video in real time, among other applications.

The findings of PallaviPolsani et al (2020) Similar to external A/D converters, D/A converters, and EEPROMs, serial synchronous communication between master and slave devices is used to connect the microcontroller to the other devices. There are two primary classifications of protocols. Priorities: 2) Inter-I2C Each protocol has been optimised for inter-IC communication on a board. SPI has become the predominant standard for delivering data streams at low to medium rates within and between processors. SPI (Serial Peripheral Interface) is a master-slave system that transmits data in bits and is highly configurable. For the verification and implementation of the SPI design, System Verilog was utilised. The functionality and code coverage of the system are validated. The whole RTL is created in Verilog for synthesis, whilst the System Verilog-designed and Spartan 3E-implemented verification architecture ensures quality.

J. Y. Qiang et al (2020)

It has been demonstrated that the SPI bus is a sort of synchronous, full-duplex serial interface data bus line with a simple protocol and a high data transmission rate. FPGAs facilitate rapid device design and testing, making them a popular choice for parallel processing. Here, we shall discuss the creation and operation of SPI. The communication bus analyses and applies the operation sequence and four modes. An FPGA interface capability for an SPI bus is supplied by a module circuit. The SPI is designed using the hardware description language Verilog, while its waveforms are modelled using the Vivado simulator. Simulation of waveform analysis demonstrates the feasibility of the method.

Omar Elkeelany et al. (2011) discovered it utilising a programmable Field-Programmable Gate Array (FPGA) data extractor device that enables bidirectional SD card hardware architecture. A SD card can read and write 5000 blocks per second, or 1.051 seconds, in total. In the previous attempt, 60 seconds were spent on the same block size. The variances stem from the researchers' selection for unique software-based techniques and finite-state machine designs. This proves the technological possibility of data transfer rates as high as 25 Mb/s. This letter offers a system for real-time SD card storage of data from SG actions at remote sites. Future work will address scaling issues, such as the impact of bigger SD cards and SD cards from various manufacturers.

According to a presentation by Zinlin et al. (2010), it permits the rapid storing of essential data on an SD card. It then designs and develops an SD card reader system architecture based on FPGA to suit the requirements of SD memory card readers. Before being placed, the gadget underwent testing. The device's ability to read and write data to SD cards demonstrates that it satisfies the FPGA device requirement for outdoor garage devices. This needed the creation of an SD card reader that could be implemented on any number of FPGA-based devices. Consequently, subsequent apps must be more competent.

**III. SDs PRINCIPLEs**

*A. Mode of Transmissions*

SD cards can transmit in one of three ways: the serial peripheral interface (SPI), which uses a different parallel input and output from 1-bit SD cards, as well as 1-bit SD cards' one-time transfer type and different command and data channels, and 4-bit SD modes, which use a wider parallel transmission bus and have additional pins and some reset pins. SD card mode provides faster and more reliable access. In 1-bit SD mode, the maximum transfer rate is 25 Mbps, whereas in 4-bit SD mode, the maximum transfer rate is 100 Mbps. Even if the data transfer rate is higher in 4-bit SD transfer mode, the system's complicated structure and timing make it challenging to build. [1]

*B. Buss Protocol of SD*

The idea behind SD communication is straightforward; it operates in a master-slave fashion. A master controller and many slave controllers connected through 3-6s lines are usual in such a setup. They are labeled as "CMD," "CLK," and "DAT0-3" (data lines).

Table I: Pin functions of SD mode

**Name Functions**

CLK microcontroller uses this pin to send a clock signal to SD card.

CMD bidirectional pin for information and command transmission between the microcontroller and the SD card.

DAT0-3 four bidirectional pins are used for bulk data transfer between microcontroller and the SD card.

*C. System Files of SD*

On the SD card, a FAT16 file is divided up into four portions. File Data Table (FDT), File Allocation Table (FAT), and Partition Boot Record (PBR) are the three tables that make up the File System (File Directory Table). The BPB (BIOS Parameter Record Blocks), the hard drive flag record book, the partition boot record code section, and the end Flag 55AA are the standard components of partitioned boot files. PBR contains a configuration BIOS section. It is essential to recognise that certain features are more important than others. With these data, you can determine the file's storage sector, directory column, and FAT address (which is the region in the SD map).

*D. Command Format for SDs*

SD internal memory requires a total of six bytes to execute an instruction. This consists of the one-byte command code, four bytes of command inputs, and the checksum bits. When transferring SD card instructions, the host system must always give 4 bytes of argument data, regardless of whether any parameters are included in the command. In this case, the SD card will just ignore the supplied value.

Table II SD card commands for SPI mode

**Commands Functions**

CMD 0 Software been reset

CMD 1 Initialization starts

CMD 3 Request card send back the RCA address

CMD 7 Card entering the state

CMD 9 Read CSD registers

CMD 10 Read CID registers

CMD 12 Stop reading data

CMD 16 Change of size in read/write

CMD 17 Read command for single command

CMD 18 Read command for multiple commands

CMD 23 Amount of block sent

CMD 24 Write for single block

CMD 25 Write for multiple blocks

CMD 32 start Erase block

CMD 38 Erases the command

CMD 55 ACMD <n> leading command

CMD 58 Read OCR

**IV. FPGA**


Functional design refers to the transformation of an original system concept into a functional FPGA implementation that fulfils the required function. A hardware component known as a Field Programmable Gate Array. Utilizing a series of programmable logic units, the device (LE). Each logical component is capable of executing independent or nested tasks. In addition to multipliers, modern FPGAs include high-speed (I/O) data processing devices such as analogue-to-digital converters, huge RAM arrays (random access memory), and processing units. This set of skills enables the creation of complex system-on-chip (SoC) hardware, such as a Central Processing Unit (CPU) intended to simultaneously handle several claims. The Hard Processor System (HPS) employs two embedded systems concurrently, each with its own processor, and depends on a pre-existing printed circuit board (PCB) such as the B. DE10 System on Chip (SoC) to design and develop electronic devices (CPU). MIMAS V2 is powered by the Xilinx Spartan-6 FPGA and is a low-cost and functional FPGA development board. This latest version of MIMAS focuses on testing to validate and grasp system design on FPGAs. On this development board, 512MB of DDR SDRAM supports the SPARTAN XC6SLX9 CSG324 FPGA. The USB 2.0 interface makes it uncomplicated to transfer settings to the onboard SPI flash. You may transfer bitstreams to your board without investing in expensive software or dedicated downloader connections. The FPGA development board is seen in Figure 1. 

Fig. 1 FPGA Development Board [17]

*A. Features of FPGA*

• Field programmable logic device (FPGA) Spartan XC6SLX9 (CSG324 configuration).

• MT46H32M16LF/W949D6CBHX6E DDR (166MHz, 512Mb, LPDDR) memory. 16 MB of storage space, SPI flash memory (M25P16).

Embedded memory may be updated through a USB 2.0 connection.

8 LEDs, 6 push buttons, and an 8-way DIP switch for FPGA setup via JTAG and USB for one-off uses

• Stereo jack and Video Graphics Array Micro SD card adapter included.

• Three-digit displays made up of seven segments.

There are 32 input/output (IO) ports for each user-defined function.

All four of the 62 extension ports are in use.

Included power supply may run off of a single power rail.

**V. SPI PROTOCOL**

The Serial Peripheral Interface (SPI) is a protocol utilized by many electrical devices. A card reader for SD or RFID cards and a wireless 2.4 GHz transceiver are examples of peripherals that utilize SPI to connect with a microcontroller. SPI is differentiated by its capacity for continuous data transmission. Sending and receiving any number of bits is possible so long as the flow is continuous. I2C and UART both transmit data in discrete packets with a defined number of bits. Start and stop criteria, which indicate the beginning and end of each packet, distort data transmission.

Master-slave is the relationship between SPI devices. The device in control is known as the master, while its subordinates (often sensors, displays, or RAM) are referred to as slaves. A straightforward SPI network consists of a single master and a single slave, however a single master may supervise several slaves. Figure 2 depicts the connection between the master and the slave.




Fig. 2 MOSI [16]

*A. Pin Functions of SPI*

* Master Output/Slave Input (MOSI) - the master transmits data to the slave.
* Master Input/ Slave Output (MISO) – slave delivers data to master,
* Clock (SCLK) – clock signal line.
* Slave Select/Chip Select (SS/CS) – allows the master to select to which slave to transfer data to.

*B. MISO and MOSI*

The master sends individual data bits to the slave over the MOSI connection. The master transmits data to the slave using the MOSI pin. The norm for data transmission between the master and the slave is most significant bit first. A slave can use the master's MISO line to sequentially transmit data back to the master. Typically, the slave sends the least significant piece of data back to the master.

*C. Steps*

The master generates the frequency of the clock. When the master pushes the SS/CS pins to a reduced voltage state, the slave is activated. The master transmits information bit by bit to the slave over the MOSI line. The slave inspected each received bit. When a response is required, the slave sends the data back to the master bit-by-bit over her MISO line. The master performs an analysis on the received bits.

*D. Advantages*

Since there is no beginning or end, information may be sent without interruption. The I2C bus does not require a sophisticated method of addressing that is slave-specific. The rate of data transfer is more rapid than I2C. By separating the MISO and MOSI channels, data transmission and reception may be performed concurrently.

**VI. PROPOSED WORK**




Fig. 3 SPI mode pin diagram




Fig. 4one-bit SDs mode pin diagram




Fig. 5 four-bit SD mode pin diagram

Table III. Comparison of one-bits SD mode, four-bits SD mode, SPI mode

|  |  |  |  |
| --- | --- | --- | --- |
|  | **One - bit SD mode** | **Four - bit SD mode** | **SPI mode** |
| **Input Signal** | 1 CLK PIN,  1 DATA PIN | 1 CLK PIN,  1 CMD PIN,  4 DATA PINS | MOSI,  MISO, CS, CLK |
| **Minimum Frequency** | 0 MHz | 0 MHz | 1 kHz |
| **Maximum Frequency** | 25 MHz | 25 MHz | 75 MHz |
| **Bit Rate** | 25 Mbps | 100 Mbps | 25 Mbps |

Among these three modes (one-bit SD mode, four-bit SD mode, and SPI mode), the latter two are significantly slower than the former. The higher bit rate of four-bit SD mode allows for rapid and efficient command execution, including read/write operations.

*A. Control Structure of FPGA*

Figure 6 illustrates the recommended FPGA block architecture for 4-bit SD mode. Regarding the data pins, 4-bit SD mode requires only one clock and four data ones. The Clock Control module's principal purpose is information sharing. All functionality of 4-bit SD mode may be assured with the Command Control package. Due to the SD card's limited 512-byte memory location, two FIFO buffers are designed to temporarily store data during transmission and reception.




Fig. 6 FPGA block diagram for 4-bit SD mode

*B. SD Card Initialization*

To start an SD card increased actions are required. A switch on the rear of every SD card slot indicates whenever a card is inserted. You must enter the card choose pin. It will disable the card. SD must always be initializedwith a minimum 76 - 160 pulses transmitted to the clock. SD lacks an internal clock primary source.

Source code: Sdcard\_controller.v

Command 0 is just a computer reset which puts the SD card to rest. When it reaches this condition, it may be configured to operate in SPI mode. There is only one NCR needed.

cmd\_out<= 56`hFF\_40\_00\_00\_00\_00\_95

Command 8 is to check if you are using the correct card. Otherwise, this particular program will always return to the beginning. This part of the initialization procedure is mandatory.

cmd\_out<= 56'hFF\_48\_00\_00\_01\_AA\_87;

Then to get R3 reaction after the R1 reaction. The one and only thing you need to understand is that the final byte you get has to be (hex) AA. This signals the detection of an SD card version 2 (SDHC). There is only one NCR necessary. Furthermore, the ACMD41 instruction configures the SD card to operate in SPI mode. There is only one NCR necessary.

cmd\_out<= 56'hFF\_69\_40\_00\_00\_00\_01;

During the initial run, the idle flag remains set. This activation procedure is complete if the flag is cleared. Alternatively, command 55 is delivered. The ACMD command has a feature in that all commands are preceded with command 55..

cmd\_out<= 56'hFF\_77\_00\_00\_00\_00\_65;


CRC, NCR, and null arguments are often transmitted as 0xFF. The SD card operates in this manner, which explains why the data remains high. Whenever the SD card gets busy, the output data pin goes to ground, and when it is ready, it goes too high. This is helpful when writing on cards. To read a state register, no instructions are required. **

Fig.7 SD card initialization flow chart

*C. Write Data for SD card*

The data could well be transferred to the SD card's 'Memory Core' using the instructions shown below, followed by real data.

WRITE\_BLOCKs–Single blocks of data is being written(512 bytes).

**WRITE\_BLOCKs**

A block on an SD card has been believed to be a sequence of 512 bytes of memory addresses for as long as anybody can remember. The WRITE BLOCK command is used to permanently store data in a memory block beginning at address 2000. For the command set to operate properly, it must appear as follows:

Everything begins at byte 0x18 (command).

second through fifth bytes (0x000007d0) (argument) (This option is needed to be 0, even when the other commands have no further arguments.

(CRC) represents the random values included in the sixth byte.

Seven-byte NCR.

After receiving the command from the FPGA, the R1 should respond. Every bit must be zero. With the R1 response byte set to zero, the FPGA is able to transmit the data for writing to the SD card. The minimal data length should be 512 bytes. This is true even if the length of the real data is shorter.

Immediately following the 512 bytes of data is the Data Token byte. Next, a 16-bit CRC byte must be utilised for the final verification. The total number of bytes in the data packet will be 515, which is equivalent to 1 plus 512 plus 2. The least significant bit (LSB) is set to 1 in this informative token (0xFE).




Fig. 8 Data format [9]

According to Fig. 8, the command to be concerned with is 24, and until a clear R1 data is received, dummy bytes are sent; a dummy byte is followed by a token byte (11111110b); the same 512 bytes of data are sent; two CRCs are sent to determine if the data is valid; and finally, a data response is received to determine if the data is viable. This is accomplished in hardware, not via an SD card erase command.

cmd\_out<= {16'FF\_58, address, 8’FF};

After receiving the data response, the SD card may be written to; however, before the card's status can be verified, it must be de-asserted eight times (1 byte) and then reasserted. While the preceding code snippet may occasionally function and is frequently how datasheets are to be understood, the SD card must be deselected prior to beginning the writing procedure.

When the SD card is being used for something else, the output data will be reduced (if this option is set), but when it is no longer in use, the output data will be increased to indicate that it is accessible. Although both programmes below get the intended result (0xFF in this example), the one below is the correct approach. Send the WRITE BLOCK command again when the time comes to record the succeeding data block.




Fig. 9 Write data flow chart for SD card

*D. SD Card Read Data*

You can retrieve the information saved in the "Memory Core" of your SD card by following the instructions listed below.

A single block of data (512 bytes) is read from the SD card in READ BLOCK mode.

***READ\_SINGLE\_BLOCK***

Each SD card block is represented by a 512-byte memory address sequence. The READ SINGLE BLOCK command is used to get a single block of data beginning at the given memory address. In this instance, 2000 is the beginning address. The command packet format must be as follows:

0x51 is the value of the first byte (command).

(The argument) positions 0x000007d0 through 0x000007ff (This field must be set to zero even when there are no parameters for those other commands.)

(CRC) represents the random values included in the sixth byte.

Seven-byte NCR.

The response from R1 should reach FPGA immediately following the instruction. All bits should be set to zero. The FPGA may get information from the SD card if the R1 response byte is zero. Each READ SINGLE BLOCK request from an SD card returns 512 bytes in response.

cmd\_out<= {16h’FF\_51, address,8’hFF};


**

Fig. 10 Read data flow chart for SD card

*E. Control Working of SD card*

**Input**

Clock - 25Mhz

Reset - Active high reset

Din [7:0] - Data in [write operation]

Address [31:0]- Sector address [Read/Write operation]

Wr - Write enable

Rd - Read enable

Multi\_sector\_en- Multiple sectors read Henable

I\_blk\_num - Read total number of blocks in multi sector mode

Miso - Read total number

**Output**

Cs - chip select

Mosi - FPGA send command/data to be shared

Sclk - spi clock

byte\_counter - byte count till 512 bytes

Dout, recv\_data- data out from Sd card

status - state changes

byte\_available - ensure the valid data by data enable

Reading - data is reading from Sd card

Ready - ready to send the read/write command

Read\_for\_next\_byte - each byte has 8bits. Ready to send next byte

Read\_done - enable every 512 bytes completed

*F. File Format of FAT32*

Data is read from and written to memory modules using FAT32. Initially, clusters concentrate on a small number of sectors. It is displayed in Figure 11.




Fig. 11 Format of FATR32 file system in memory card [9]

The first sector is the MBR, or Master Boot Record. This comes after a lengthy time in which many sectors remained inactive. These sectors are designated as reserved ones; the BOOT sector comes first, followed by the FAT sector. The number of FAT sectors is determined by the file system size. Clusters followed FAT sectors and before insecure ones.

*G. Reading File from FAT32*

It is able to read FAT32-formatted files. This sector read has been discovered to be the final phase of every operation. You can use the READ SINGLE BLOCK command supplied by the SD Command Layer to read only this one sector from the memory core of the SD card.

sdcard\_fat \_32\_read. V


FAT32 sector cluster counts are expressed by 32 bits. Every cluster is represented by a 32-bit set. If each cluster consists of 512 bytes, then the sector will have 128 cluster pointers. This section describes how space is allotted to files in a FAT32 file system.

Fig. 12 Algorithm for Reading file from FAT32 file system [9]

The following equation may be used to compute the number of the next cluster pointer within the FAT32.

Number of sectors of FAT in the next cluster pointer = number of first sectors in partition + reserved number of sectors + ((clusters of current number \* 4)/bytes per sector).




Fig. 13 Read Scrambler file across flash ‘Memory Core’ [9].

From Fig. 13 the yellow indicates the clusters that contain the data for each file in FAT32 and the corresponding cluster pointers. The red line shows that the next cluster pointer which matches the present cluster is being sought, while the green line shows that the next cluster is being sought using the cluster thing about having in the FAT32 clusters pointer.

**VII. RESULTS**

Table IV. Comparison between existing methods and our method

|  |  |  |  |
| --- | --- | --- | --- |
| **Proposed Work** | **LUT (Look-Up Table)** | **Flip Flop** | **Clock period** |
| Spartan 6 | 916 | 464 | 5.35 ns |
| Artix-7 | 653 | 413 | 3.254 ns |
| **Existing Method** |  |  |  |
| [1] Artix-7 | 414 | 283 | - |
| [3] Altera’s Cyclone II | - | - | 4.15 ns |
| [4] Altera Stratix IV | - | - | 0.005 s |
| [14] Cyclone V | - | - | 27360 ns |

Fig. 14 Comparison bar chart between existing and our method.

Comparing the specifications of the Spartan 6 FPGA (530 Slice Registers, 916 LUT's, 464 Flip Flops, 5.35 ns clock period, 186.925 MHz frequency) and the Artix-7 (512 Slice Registers, 653, LUT's, 413 Flip Flops, 3.254 ns clock period, 307.342 MHz frequency) demonstrates that our proposed results provide better resource utilization than existing methods.

**VIII. CONCLUSION**

This research proposes an FPGA controller for SD card reading/writing in 4-bit SD mode. It is allowed to address individual cards out of sequence, notwithstanding the architecture's suggestion. There is a large quantity of storage capacity available.

**REFERENCE PAPERS**

[1] DumitrelCătălinCostache, Lucian Andrei Perișoară, AdrianaFlorescu,*FPGA Implementation of SD Card Controller Using SPI Communication,* Conference Paper, June 2020

[2] Zhenlin LU, Jingjiao LI, Yao Zhang. 2010. The Reading/Writing SD Card System Based on FPGA. 2010 First International Conference on Pervasive Computing Signal Processing and Applications (PCSPA), pp. 419-422.

[3] Omar Elkeelany, Vivekanand S. Todakar Data Archival to SD Card Via Hardware Description Language,” IEEE Embedded Systems Letters, Vol. 3, No. 4, pp. 105-108, Dec. 2011.

[4] GulMunirUjjan, Abdul Malik, MohdZaid Abdullah, Shakil Ahmed, “Implementation of 4-bit data transmission for accessing SD card with FPGA Embedded Soft Processor;” ICIIT '19, February 20–23, 2019, Da Nang, Viet Nam

[5] JiayiQiang, Yong Gu and Guochu Chen, “FPGA Implementation of SPI Bus Communication Based on State Machine Method,” Journal of Physics: Conference Series 1449 012027, 2020.

[6] PallaviPolsani, V. Priyanka.B, Y. Padma Sai, “Design & Verification of Serial Peripheral Interface (SPI) Protocol,” IJRTE, Volume-8 Issue-6, March 2020.

[7] FarehaNaqvi, “Design and Implementation of Serial Peripheral Interface Protocol Using Verilog HDL,”International Journal of Engineering Development and Research 2015.

[8] N Nandhagopal, S Navaneethan, V Nivedita, A Parimala, D Valluru “Human Eye Pupil Detection System for Different IRIS Database Images” Journal of Computational and Theoretical Nanoscience volume 18, issue no 4, page no 1239-1242, 2021.

[9] [Interfacing SD Card with AVR Microcontroller- (Part 38/46) (engineersgarage.com)](https://www.engineersgarage.com/interfacing-sd-card-with-avr-microcontroller-part-38-46/).

[10] Xilinx Inc., “AC701 Evaluation Board for the Artix-7 FPGA User Guide UG952 (v1.4)”, 6 Aug. 2019.

[11] Navaneethan S, Nandhagopal N“RE-PUPIL: resource efficient pupil detection system using the technique of average black pixel density” Sadhana vol.46 issue no. 3 2021 Springer India.

[12] SD card association. 2006. SD specification part-1 physical layer simplified specification version 2.00.

[13] SanDisk Corporation. 2003. SanDisk secure SD card. Product Manual.Version 1.9 document no 80-13-00169.

[14] VíctorAsanza, Alisson Constantine, StephanyValarezo, and Enrique Peláez, “Implementation of a Classification System of EEG Signals Based on FPGA,”

[15] S Navaneethan, N Nandhagopal, V Nivedita “An FPGA-based real-time human eye pupil detection system using E2V smart camera”, Journal of Computational and Theoretical Nanoscience 16 (2), 649-654 2019.

[16] [Basics of the SPI Communication Protocol (circuitbasics.com)](https://www.circuitbasics.com/basics-of-the-spi-communication-protocol/).

[17] [Mimas V2 Spartan 6 FPGA Development Board Numato Lab](https://numato.com/product/mimas-v2-spartan-6-fpga-development-board-with-ddr-sdram/).